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1. Introduction:
Science  and Technology is  providing people  all  over  the  world with  much better  ways
of communicating than ever before,  and the winds of  change have whipped up the de‐
sire to exchange more of everything from messages to movies. The field of computation
and signal processing is growing day by day [1-7]. In last three to four decades, the phi‐
losophy,  science and technical  prospects  enriched the scientific  communities  a  lot.  Mas‐
sive parallelism, speed of operation, increased spatial  density attracts in many ways the
scientists,  researchers  and technologists.  Very  Large  Scale  Integration  (VLSI)  technology
has revolutionized the electronics industry and established the 20th century as the com‐
puter age. But, VLSI technology is approaching its fundamental limits in the sub-micron
miniaturization process. Therefore an alternative technological solution to the problem of
high speed information processing is needed, and unless we gear our thoughts toward a
totally different  pathway,  we will  not  be able  to further improve our information proc‐
essing  performance  for  the  future.  Conservative  and  reversible  logic  gates  are  widely
known to be compatible with revolutionary computing paradigms. At the same time the
Multi-valued logic (MVL) is also positioned as a coming generation technology that can
execute arithmetic functions faster and with less interconnect than binary logic [8-48].
In order to overcome the electronic bottlenecks and fully exploit the advantages of optics,
it is necessary to move towards networks, where the transmitted data will remain exclu‐
sively  in  all  optical  domains  without  optical  electrical  optical  (OEO)  conversions.  Ultra
high-speed optical network is developing rapidly as growing capacity demand in telecom‐
munication system is  increasing.  In these networks,  it  is  desired to carry out switching,
routing and processing in optical  domain to avoid bottlenecks of  optoelectronic  conver‐
sions.  The dream of photonics is  to have a completely all-optical  technology. All-optical
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switching is an essential technology for transparent fiber optic networks and for all forms
of optical signal processing as the optical interconnections and optical integrated circuits
is immune to electromagnetic interference, and free from electrical short circuits. In a pur‐
suit to probe into cutting-edge research areas, the development of different ultra-fast all-
optical switches has received considerable interest in recent years all  over the world for
future optical information processing [49-59].  As photon is the ultimate unit  of informa‐
tion with unmatched speed and with data package in a signal of zero mass,  the techni‐
ques of computing with light may provide a way out of the limitations of computational
speed and complexity inherent in electronics computing.
The fundamentals of digital signal processing are straightforward. To send something as
simple as a phone message or as complicated as a picture, we digitize it by breaking it up
into a series of binary bits, transmit the bits, and decode them at the other end to re-cre‐
ate the message or picture.  The ones or zeroes in the bits are encoded by turning some
signal on or off. In the past, the signal has been electrical, but increasingly it is composed
of light pulses. We use a laser to produce the light, and then add information to it with a
modulator, transmit it through optical fibers, amplify it if needed, receive it with a photo
detector and re-create the message with a demodulator. An optical signal is better than an
electrical one, with less attenuation, faster switching, and more signals traveling together.
In everyday we have to handle enormous and ever increasing,  amounts of  information.
Binary number (0 and 1) is  insufficient in respect to the demand of the coming genera‐
tion. The application of multi-valued (non-binary) signals can provide a considerable re‐
lief  in  transmission,  storage  and  processing  of  large  amount  of  information  in  digital
signal processing. Quaternary logic (4-valued) is one type of MVL [60-82].
In this chapter, all-optical scheme for designing some polarization encoded quaternary logic
gates (quaternary min and quaternary delta literal) with the help of nonlinear material
based interferometric switches have been discussed. Design of all-optical quaternary multi‐
valued multiplexer and demultiplexer circuits have also been described with the help of
these basic gates. For the quaternary data processing in optics, the quaternary number (0, 1,
2, 3) have been represented by four discrete polarized state of light. In optical implementa‐
tion we can consider the set of Quaternary logic states {0, 1, 2, 3} as : 0= No light, 1 = vertical‐
ly polarized light (↕), 2 = horizontally polarized light (•), 3 = partially polarized light
(↔).This chapter is organized as follows. Section-1.1 to 1.3 gives a brief overview of multi-
valued logic (MVL) i.e. What is MVL? Why do we need it? How it can be implemented and
where MVL can be applied? Section-2.1 describes the basic principle of all-optical interfero‐
metric switches which is the cornerstone of all logic based signal processing. Section-2.2 and
section 2.3 describes the design and operational principle of some basic all-optical quaterna‐
ry logic circuits (QMIN, Delta Literal). All-optical circuit for quaternary multiplexer and de‐
multiplexer are described in section-2.4 and section 2.5. Also quaternary T-gate is discussed
in section 3. Challenges in design issues that is to be considered for experimentally achieve
result from the proposed scheme is mentioned in section section-4. Chapter ends with Con‐
clusions and Future Scopes given in section-5.
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Figure 1. Different field in multi-valued logic.
1.1. What is Quaternary Logic?
Multi-valued logic (MVL) is  a non binary logic with radix >2.  Binary logic is  limited to
only two states ‘True’ (1) and ‘False’ (0), MVL replaces these with finite and infinite num‐
ber of values.  MVL system is defined as system operating on higher radix than two. In
the  base-R  number  system,  a  numerical  value  of  N-bit  data(aN −1aN −2⋯a2a1a0)R;  [where
0≤a≤ (R −1)] can be written as [56] :
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0
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For example Ternary logic (R=3) has three logical states {0, 1, 2} or {1¯, 0, 1} [18]. These are
known as ordinary ternary and symmetric ternary logic respectively. Quaternary logic (R =
4) has four logical states {0, 1, 2, 3}. Like binary world there are also numbers of basic gates
in multi-valued logic world. Depending on the radix and number of variables used, differ‐
ent logic functions can be generated. The numbers of possible functions are [37].
( )nRf ( R,n ) R= (2)
Where R = radix, n = number of variables. In ternary logic of two variable (R = 3, n =2) there
are f (3, 2) = 332 =19683 possible functions. For quaternary (R = 4, n = 2) there are f (4, 2) =
442 =4294967296 logical operations. Hence, huge numbers of logical operation can be possible
for higher radix (Fig. 1). Among them, some basic gates are the MAX, MIN, Complement,
Cycle or successor, Literals etc [6, 7, 38-41], which is indicated in Fig. 2.
1.2. Why do we need All-optical Quaternary Logic based signal processing?
The most pressing problems in present-day binary systems are interconnection problems, both
on-chip and between chip. On chip the difficulties of placement and routing of the digital logic
elements which go to make up the complete chip are escalating with increase in capability per
chip, and the silicon area used for interconnections may be greater than that used for the active
logic elements. Similarly, the difficulties of bringing an increasing number of connections off-
chip is promoting -a new consideration of packaging concepts in an attempt to overcome prob‐
lems which are becoming mechanically, thermally, and electrically extreme. All these factors
point to the attraction of raising the information content per interconnection from the present
lowest-possible (binary) level. Multiple-valued logic, in which the number of discreet logic lev‐
els is not confined to two, has been the subject of much research over many years. The practical
objective of this work is to increase the information content of the digital signals in a system to a
higher value than that provided by binary operation. To increase the transmission capacity of
future communication the present binary system is becoming very critical. A more formal ap‐
proach would be an n-valued logic which has n different states, each state having a unique
identifier. Multi-valued logic (MVL) is defined as a non-binary logic and involves the switch‐
ing between more than two states. Multi-valued logic can be viewed as an alternative ap‐
proach to solve many problems in transmission, storage and processing of large amount of
information in digital signal processing [22]. The main advantages of multi-valued logic sys‐
tems and circuits are greater speed of arithmetic operations realization, greater density of
memorized information, better usage of transmission paths, decreasing of interconnections
complexity and interconnections area, decreasing of pin number of integrated circuits and
printed boards, possibilities for easier testing.
In the field of data communication, the quaternary codes are preferred because four-valued
(i.e. quaternary) logic signals easily interface with the binary world. They may be decoded
directly into their two binary-digit equivalent. Quaternary logic world can easily be inter‐
faced with binary logic in all-optical domain with the help of our suggested DEC and ENC
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schemes [57, 59]. The block diagram of this interfacing circuit is shown in the Fig. 3. Here
input & outputs are 4-valued and the internal circuitry is binary (radix=2). Decoder circuit
converts quaternary input into its binary equivalent. After performing the logical operation
in binary system, it is then encoded to its quaternary equivalent by encoder circuit. Hence, it
can be said that this scheme requires no major modifications of the existing transmitter, re‐
ceiver, or transmission link. Quaternary digits are two major types: ordinary quaternary dig‐
it (OQD) and quaternary signed digit (QSD) [75-76]. QSD is useful for carry free arithmetic
operations [19, 31-35]. Fig. 4 indicates how quaternary and binary are interfaced.
Figure 2. Different field in quaternary logic.
1.3. How All-optical Quaternary Logic can be implemented?
Consideration of different logical states is a challenge. It can be done in different ways and
given in Fig. 5. In electronics, efforts have already been made to design four-valued logic
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[37-48] with charge couple device (CCD). In I2L circuits 0mA, 10mA, 20mA and 30mAg are
four different logical states, in νMOS (neuron-MOS) have the logic levels 0.0V, 1.1V, 2.2V
and 3.3V [39], also in CMOS MVL have the logic levels 0 V, 1V, 2V, 3V respectively [37].
Quantum computation and information is the study of the information processing tasks that
can be accomplished using quantum mechanical systems. Just as the classical computation is
built upon bits, quantum computation also has an analogous concept called qubits. Analo‐
gous to classical computation, the operations on qubits are carried out using quantum logic
gates. Of late, renewed interest in optical computing has been witnessed due to the emer‐
gence of novel photonics structures that includes nano-photonics, silicon photonics, bio-
photonics and plasmonics etc. Optical quaternary logical operation is an interesting and
challenging field of research for future optical signal processing where we can expect much
innovation [58-82]. Polarization properties of light can play significant role here.
Figure 3. Binary-to-quaternary Encoder and Quaternary-to-binary decoder.
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Polarization may be a good choice for representing different logical states in all-optical qua‐
ternary (4-valued) logic operations because [7, 15],
• Nature of polarization does not change due to absorption of light like intensity. Therefore
the strength or weakness of the beam plays no role in the operation of the devices.
• The sate of polarization can be changed easily by Polarization converter.
• No photon energy is wasted.
Figure 4. Interfacing Binary and Quaternary world by the help of ENC and DEC.
Figure 5. Quaternary (4-valued) logic implementation.
For the quaternary data processing in optics, the quaternary logic states {0, 1, 2, 3} can be
represented by four discrete polarized state of light as mentioned below:
0 = No light.
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1 = vertically polarized light (↕)
2 = horizontally polarized light (•)
3 = mixed polarized light or un-polarized light (↔).
2. Designing of Polarization encoded all-optical Quaternary multiplexer /
De-multiplexer
Multiplexing and de-multiplexing are two essential features in almost all the signal commu‐
nication systems, where a lot of information is being handled without any mutual distur‐
bances. The principles and possibilities of designing of all-optical quaternary multi-valued
multiplexer and de-multiplexer circuits are described with the help of quaternary MIN and
quaternary delta literal gates (Fig. 6). Nonlinear material based interferometric switches can
take an important role here. Working principle of Terahertz Optical Asymmetric Demulti‐
plexer (TOAD) based all-optical switch is discussed in Section-2.1. Section-2.2 and Sec-2.3
describes the design and operational principle of some basic all-optical quaternary logic cir‐
cuits (QMIN, Delta Literal). All-optical circuit for quaternary multiplexer and demultiplexer
are proposed and described in Sec-2.4 and sec-2.5 respectively.
Figure 6. Overview of Quaternary Mux/Demux.
2.1. Interferometer based optical switch:
Interferometric devices for optical processing have been of great interest in the recent years
[50-55]. Optical switch using a nonlinear interferometer makes it possible for one optical sig‐
nal to control and switch another optical signal through the nonlinear interaction in a mate‐
rial. The incoming signal to be switched is split between the arms of the interferometer. The
Design and Architectures for Digital Signal Processing88
interferometer is balanced so that, in the absence of a control signal, the incoming signal
emerges from one output port. The presence of a strong control pulse changes the refractive
index of the medium given by
2n  n ID = (3)
Where ∆n is the change in the refractive index of the medium, n2 is the nonlinear refractive
coefficient and I is the intensity of the light incident on the medium. A change in the index
adds a phase shift between the two arms of the interferometer, so that the incoming signal is
switched over to another output port. This method of switching is based on cross phase
modulation (XPM). In much resent years, Semiconductor optical amplifier (SOA) makes a
revolution in designing high speed (>100 Gb/s) interferometric switches in all-optical infor‐
mation processing system. The technology of SOA has been evolving rapidly during the re‐
sent years and has become mature enough so that it is now key factor in implementation of
modern optical communication networks. SOA are commercially available device and have
different important properties. Such as, fast and strong nonlinearities, short latency, thermal
stability, low power consumption, large dynamic range, short response time, broadband
and versatile operation and capability of large scale integration with chip level design.
Figure 7. A TOAD based optical switch, where SOA: Semiconductor optical amplifier, CW: Clockwise pulse, CCW:
Counter clockwise pulse, CO: coupler, F: Filter which blocks control pulse.
The Fig. 7 is a Sagnac interferometer that uses an SOA offset from the midpoint of the loop and
is known as a terahertz optical asymmetric demultiplexer (TOAD). It can operate at frequen‐
cies in terahertz range [50-51]. There are two couplers; 1) the control coupler provides an input
path for the control pulses to enter the fiber loop in order to saturate the SOA, and 2) the input
coupler (50:50) where the incoming pulse signal train entering the loop splits equally into
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clockwise (CW) and counter clockwise (CCW) pulses. CW and CCW pulses arrive at the SOA
at slightly different times as determined by the offset Δxof the SOA from the midpoint of the
loop. Another strong light pulse is also injected to the loop. It is called control signal (CS).
When CS=ON, then SOA changes its index of refraction. As a result, the two counter-propaga‐
tion data signal will experience a differential gain saturation profiles. Therefore cross phase
modulation (XPM) take place when they recombine at the input coupler. Then relative phase
difference between CW and CCW pulse become ∼π and the data will exit from the transmit‐
ted port / T-port (output-1 according to the Fig. 7). In the absence of a control signal (CS=OFF),
the incoming signal enters the fiber loop, pass through the SOA at different times as they coun‐
ter-propagate around the loop, and experience the nearly same unsaturated amplifier gain of
SOA, recombine at the input coupler. Then, relative phase difference between CW and CCW is
zero (0). Then no data is found at the T-port. Then data is reflected back toward the source and
isolated by optical circulator (CR). The port through which it comes is called reflected port /R-
port (output-2 according to the Fig. 7). A filter (F) may be used at the output to reject the control
and pass the incoming pulse. ‘F’ can be polarization filter of band pass filter.
The output power of transmitted port (T-port) and reflected port (R-port) of a TOAD based
switch can be expressed as [52-53],
( ){ }( )( ) ( ) ( ) 2 ( ) ( ) cos4inT cw ccw cw ccwP tP t G t G t G t G t j= × + - × × D (4)
( ){ }( )( ) ( ) ( ) 2 ( ) ( ) cos4inR cw ccw cw ccwP tP t G t G t G t G t j= × + + × × D (5)
where,  Gcw(t),  Gccw(t)are  the  power  gain  of  CW  and  CCW  pulse,  Δφ =(φcw −φccw)is  the
phase  difference  between  CW  and  CCW  pulse,  can  be  expressed  as
Δφ = −α / 2⋅ ln(Gcw / Gccw).  The temporal duration of the switching window (τwin)  that de‐
pends  on  the  offset  position  of  the  SOA in  the  loop  (Δx)  is  given  by  Toff =  2Δx / c fiber ,
where c fiber  is the velocity of light inside the optical fiber. More specifically eccentricity of
the  loop  must  be  less  than  half  the  bit  period,  otherwise  the  two  counter-propagating
halves  of  incoming  signal  (IS)  being  processed  will  not  experience  the  gain  dynamics
caused by their synchronized control pulses but instead by others resulting in incomplete
switching. T  FWHM  of the control pulse must be as short as possible and ideally less than
the switching window so that when CCW pulse is inserted in the SOA the CW pulse al‐
ready passed through and the SOA gain has started to recover after saturation by the con‐
trol  pulse  or  else  the  two components  of  IS  will  overlap inside  the  SOA perceiving its
nonlinear  properties  only partially  altered,  thus obstructing the creation of  the required
differential phase shift [52-53].
0.5 1.5eTs x t x< < < < (6)
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ξis bit period. For low switching window eccentricity of the loop (T) should be small. One
data when transmit through the switching window, next data cannot pass until the gain re‐
covery of the SOA takes place.
In summary we can say, in the absence of control signal, the incoming signal exits through
input port of TOAD and reaches to the output port-2 as shown in Fig. 8(a).In this case no
light is present in the output port-1. But in the presence of control signal, the incoming sig‐
nal exits through output port of TOAD and reaches to the output port-1 as shown in Fig.
8(a).In this case no light is present in the output port-2. In the absence of incoming signal,
port-1 and port-2 receives no light as the filter blocks the control signal. Only incoming sig‐
nal is passed through filter. Truth table is given in Fig. 8(b).The above principle of the switch
is used to design basic quaternary logic circuits.
Figure 8. (a) Schematic block diagram TOAD based switch (b) the corresponding truth table.
2.2. All-optical two input Quaternary MIN Gate
Quaternary MIN gate is equivalent AND gate in binary world [6,39]. It is an important mul‐
ti-valued logic function. The QMIN operation is shown in the equation no (7), the operator
∧  is QMIN operation. Truth table is shown in Table 1.
( )1 2 1 2, , ,n nx x x QMIN x x xÙ Ù Ù =L L (7)
Y
X 0 1 2 3
0 0 0 0 0
1 0 1 1 1
2 0 1 2 2
3 0 1 2 3
Table 1. Truth Table of Quaternary MIN(x,y).
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Polarization encoded all- optical QMIN Gate is shown in the Fig. 9. Here light from inputs X
and Y fall into two PBS (PBS1& PBS2), where it split into two polarized light, one is vertically
polarized (↕) and other is horizontally polarized (•).Hence, X1& Y1 are vertically polarized
(↕) and X2& Y2 are horizontally polarized (•). Light from X2 and Y2 are fed to two Interfero‐
metric switches (here TOAD) S1 and S2 as incoming signal and also their control signals are
taken from Y2 and X2 respectively. The lower outputs of S1 and S2 are passed through a PC
(polarization converter, which is preferably half wave plate; converts vertically polarized
light to horizontal one and vice versa). It is indicated as S1L and S2L respectively in the Fig. 9.
X1 and S1L is combined by a BC-1, the combined ray (C1) is connected to another switch S3 as
incoming signal. Also Y1 and S2L are combined by BC-2 and the combined ray (C2) is con‐
nected to S3 as control signal. The upper output channel of S3 (S3U) is feed to BC-3. Again X2
and Y2 are feed to another switch S4 as incoming and the control signal respectively. All the
control signals are amplified by EDFA (Erbium Doped Fiber Amplifier). When incoming
light signal is incident on wavelength converter (WC) then the wavelength converter (WC)
converts the wavelength of incoming signal to wavelength of control signal. The upper out‐
put channel of this switch S4 (S4U) is connected to BC-3. The combined ray is the final output.
Let us describe the operational principles in detail [66].
1. When X=0, X1=X2=0. X2 which act as a incoming signal of S1 and S4 is zero. So S1L and S4U
receive no light. So the BC-1 receives no light and hence the output of BC-1 is zero
therefore S3U receives no light. Hence the final Output after BC-3 is 0. This result cannot
be changed by any value of Y.
2. Similarly when Y=0, Y1=Y2=0 so all the incoming signals of S2 and control signal of S4
and S3 is zero hence S4U=S2L=C2=S3U=0 i.e. receive no light. So the final Output after BC-3
is 0. This result cannot change by any value of X.
3. When X=1(↕), X1=1 and X2=0. So S1L& S4U receives no light (as incoming signal of S1 and
S4 is absent). And C1=1 (↕) i.e. vertically polarized light.
• Now as Y=1(↕) then Y1=1, Y2=0. So S2L=0 (as incoming signal of S2 is absent), C2=1. So
S3U=1 (as C2 is the incoming signal of S3). So the final Output after BC-3 is 1 (↕).
• When Y=2 (•) i.e. horizontally polarized light, then Y1=0 (no light) and Y2=2. So S2L
and hence C2 receives vertically polarized light (1 i.e. ↕). Hence S3U=1. So the final
Output after BC-3 is 1 (↕).
• Now when Y=3 (↔), then Y1=1,Y2=2. So S2L=1 (as incoming signal is present but con‐
trol signal is absent at S2), C2=1. Hence S3U=1. So the final Output after BC-3 is 1 (↕).
4. When X is 2 (•) and Y is 1 (↕), then X1& Y2 receives no light. That means here, X1 =0 & Y2
=0 and Y1=1, X2=2. Hence S4U=S2L=0 (as the control signal of S4 and incoming signal of S2
is absent) and S1L=C1=C2=1 i.e. vertically polarized light. So S3U=1 as both the incoming
and control signal of S3 are present. So the final Output after BC-3 is 1 (↕).
5. When X=Y=2 (•) i.e. both of them are horizontally polarized light, then X1& Y1 receives
no light (0) and X2& Y2 receives horizontally polarized light (2). Hence S4U=2 and S2L=0
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(as both the incoming and control is present of S4 and S2) As Y1=S2L=0. So S3U=0. So the
final Output after BC-3 is 2 (•).
6. When X takes horizontally polarized light i.e. 2 (•) and Y is partially polarized light i.e.3
(↔) then X1 receives no light (0) and Y1=1, X2=Y2=2. Hence S4U=2 and S2L=0, C2=1. Again
as X2=Y2=2, then S1L=C1=0 (as both the incoming and control signal are present at S1). As
C1 is the incoming signal of S3, hence S3U=0. And the final Output 2 (•).
7. When X=3 (↔), then X1=1 and X2=2. When Y=1, then Y1=1 and Y2=0. So S4U=S2L=0 (as the
control signal is absent in S4 and the incoming signal is absent in S2) and S1L=1 (as in‐
coming is present but control signal is absent in S1). So C1=C2=1, hence S3U=1. So final
Output is 1 (↕).
8. When X=3 (↔), then X1=1 and X2=2. When Y=2 (•), Y1=0 and Y2=2. So S4U=2 and
S2L=S1L=0. So C1=1 and C2=0, hence S3U=0. So the final output is 2 (•).
9. When X & Y both are partially polarized light i.e. 3 (↔), Then X1=Y1=1 and X2=Y2=2. So
S4U receives horizontally polarized light (2 i.e. •) and S2L=S1L=0. Hence C1=C2=1, hence
S3U=1. So final Output is 3 (↔).
Figure 9. All-optical Quaternary QMIN(X,Y) Circuit. S (Switch): PBS : Polarizing Beam Splitter BC : Beam Combiner PC :
Polarization Converter, ► EDFA : Erbium Doped Fiber Amplifier, ∎ : WC Wavelength Converter.
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2.3. All-optical Quaternary delta LITERALS
Literals are very important function in multi-valued logic based information processing [67].
The truth table of Delta literal circuit [66] is in the Table 2 and the circuit diagram is shown
in the Fig. 10. Here, X is the quaternary input, which can take any one of the four quaternary
logic states and the output is x 0, x 1, x 2 and x 3 respectively.
Input X
Output
X0 X1 X2 X3
0 3 0 0 0
1 0 3 0 0
2 0 0 3 0
3 0 0 0 3
Table 2. Truth table of quaternary delta Literals.
Figure 10. All-optical Quaternary Delta Literal Circuit.
1. When X=0 (absent of light), X1& X2 receives no light and the other outputs of the switch
S1, S2 are 0 as they receives no light. Here only vertically polarized light (↕), which
comes from LS through PBS1, falls on S3. This act as incoming signal. Here as control
signal is absent (because of C=0) the light comes out through lower channel of S3 i.e.
through S3L. A part of this directly enters in the beam combiner (BC) and another part is
passed through PC, which converts vertically polarized (↕) to horizontally polarized
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light (•). And hence the output of BC-1 is x 0 receives partially polarized light i.e. 3 (↔).
Hence the final outputs are x 0 =3(↔) i.e. partially polarized light and others receives no
light i.e.x 1 =0, x 2 =0andx 3 =0.
2. When X=1 (↕), then X1=1, X2=0 and C=1. So S3L=0 as control signal of S3 is present and
S1L=1 (↕) as control signal of S1 is absent. Other outputs (S2U& S2L) of the switch S2 are
absent, as the incoming signal of S2 is absent. So the final outputs arex 0 =0, x 1 =3(↔),
x 2 =0andx 3 =0.
3. When X=2 (•), then X1=0, X2=1 and C=1. So S3L=0, S1L=0 as the incoming signal of S1 is
absent. S2U=0 and S2L=1 (↕), because control signal of S2 is absent. Hence the final outputs
arex 0 =0, x 1 =0, x 2 =3(↔) andx 3 =0.
4. When X is partially polarized light i.e.3 (↔), then all the X1, X2& C receives vertically
polarized light i.e.1. So S3L= S1L= S2L=0 and S2U=1 (↕) as both the incoming and control
signal of S3, S1 and S2 are present. So the final outputs arex 0 =0, x 1 =0, x 2 =0and x 3 =3
(↔).
2.4. Design of All-optical Quaternary Multiplexer (4:1) :
From the truth Table 3 (truth table of QMIN gate) we can say that,
{ , , , }3 A A       where  A 0 1 2 3               0 A 0    
üÙ = ï ÎýÙ = ïþ (8)
Now  we  design  quaternary  multiplexer  (QMUX)  and  demultiplexer  (QDEMUX)  using
the  basic  gates  QMIN  and  Delta  Literal,  made  by  switching  character  of  the  non-liner
material based switch [66].
Control input
signal (X)
QMUX Output
(Y)
QDEMUX Outputs
Y0 Y1 Y2 Y3
0 A A 0 0 0
1 B 0 B 0 0
2 C 0 0 C 0
3 D 0 0 0 D
Table 3. Truth Table of Quaternary Multiplexer (QMUX) and Demultiplexer (QDEMUX).
Multiplexing means many into one. A multiplexer is system dealing with many inputs and
only with single output. A quaternary multiplexer with n-control inputs can be used to
route one of 4n data inputs (it may be any one of the four logical states) to the output. Fig. 11
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is the design of 4:1 all-optical quaternary multiplexer. Here four inputs A, B, C and D [which
can be any one of the 4-logical state i.e. 0(no light), 1(↕), 2 (•), 3 (↔)] are connected to four 2-
input QMIN gates (QMIN0, QMIN1, QMIN2, and QMIN3). Other input of the QMIN is fed
from one of the Delta Literal outputs (i.e.x 0, x 1, x 2 and x 3) respectively as shown in Fig. 11.
These inputs of QMIN are act as a select line.
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X 
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B
C
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QMIN2 BC
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Y1
Y2
Y3
Y
X0 X1 X2 X3
Figure 11. All optical Quaternary 4:1 Multiplexer (QMUX).
1. When X (delta literal input) is zero i.e. with no signal (0), then x 0receives the logical state 3
(↔) i.e. partially polarized light and others outputs of the delta literal (x 1, x 2 and x 3) re‐
ceive no light (0) as discussed in earlier section. As x 0 is connected with QMIN0, then ac‐
cording to the equation no 7, only QMIN0 is active and others QMIN gates (QMIN1,
QMIN2 and QMIN3) are inactive. Hence the corresponding input A is at the output i.e. Y0 =
A. and Y1 = Y2 = Y3 =0. Hence after combining in BC we receives Y = A at the outputs.
2. When X is vertically polarized light i.e. 1 (↕), then only x 1receives the logical state 3
(↔). & x 0 = x 2 = x 3 =0 (no light). As x 1 is connected with QMIN1, then according to the
equation no (2) only QMIN1 is active and QMIN0, QMIN2 and QMIN3 are inactive.
Hence Y1 = B & Y0 = Y2 = Y3 =0 and at the final output we receives Y = B.
3. When X is  horizontally  polarized i.e.  2  (•),  then only x 2receives  the  logical  state  3
(↔). And x 0 = x 1 = x 3 =0 (No light). Hence only QMIN2  is active and QMIN0,  QMIN1
and QMIN3 are inactive. Hence Y2 = C & Y0 = Y1 = Y3 =0 and at the final output, we
receives Y = C.
Design and Architectures for Digital Signal Processing96
4. When X is partially polarized light i.e. 3 (↔), then only x 3receives the logical state 3
(↔). And x 0 = x 1 = x 2 =0 (no light). Hence only QMIN3 is active and others QMIN0,
QMIN1 and QMIN2 are inactive. Hence Y3 = D & Y0 = Y1 = Y2 =0 and combining, at the
final output we receives Y = D. The truth table of this circuit is shown in the Table 3
(second column).
2.5. Design of All-optical Quaternary Demultiplexer (1:4):
A quaternary demultiplexer has the opposite function of QMUX. Here one input data is
passed to one of the outputs according to the selection of the control. Fig. 12 is the design of
1:4 all-optical quaternary demultiplexers. Here one Input A is fed to every four 2-input
QMIN gate as one input light (light from A is split by three beam splitters (BS) and fed to
four 2-input QMIN gates) and other input of the QMIN is fed from one of the Delta Literal
outputs (i.e.x 0, x 1, x 2 and x 3) respectively. These inputs of QMIN gates act as select line.
This circuit act like same way as multiplexer circuit i.e. one QMIN is active (depends on the
selection of the control line) and others QMIN gates are inactive. The active QMIN gate
passes the input data from A which may be one of the four logical sate. The final outputs are
taken from the combination of four QMIN output line (Y0, Y1, Y2 and Y3) as shown in Fig. 12.
The truth table is shown in the Table 3 (third column).
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Figure 12. All optical Quaternary 1:4 Demultiplexer (QDEMUX).
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3. Quaternary T-gate:
In section 2.4 we have reported all-optical 4:1 all-optical quaternary multiplexer. It is also
known as ‘T-Gate’ [82]. The schematic diagram for quaternary T-gate is shown in Fig. 13.
some logic operations are given in table 4.
Name of the
functions Symbol & mathematical expression
Inputs
(logical states) Outputs
A B C D
Compliment /
Inverter x¯ = (R −1)− x 3 2 1 0 3210
Successor Suc(x) = (x + 1) mod 4 1 2 3 0 1230
Clockwise
Cycle X
⌢
b= (x + b)mod 4
1 2 3 0 X
⌢
1 = 1230
2 3 0 1 X
⌢
2 = 2301
3 0 1 2 X
⌢
3 = 3012
Counter
Cycle X
⌢
bc = (x −b)mod 4
3 0 1 2 X
⌢
1c = 3012
2 3 0 1 X
⌢
2c = 2301
1 2 3 0 X
⌢
3c = 1230
Literal xa b= {(R −1) if a≤ x ≤b0 otherwise
0 3 3 0 x1 2 = 0330
0 3 3 3 x1 3 = 0333
0 0 3 3 x2 3 = 0033
Truncated
Sum X ⊞a= { (X + a) if, X < (R −1)(R −1) otherwise 1 2 3 3 X ⊞1 = 1233
Truncated
difference X ⊟a= { (X −a) if, X ≥a0 otherwise 0 0 1 2 X ⊟1 = 0012
Threshold
literals (up) a
U (x) = {1 if x ≥a0 else 0 1 1 1 1U (x) = 01110 0 1 1 2U (x) = 0011
Step literals
(down) a
D (x) = {1 if x ≤a0 else 1 1 0 0 1D (x) = 11001 1 1 0 2D (x) = 1110
Table 4. Some well-known one input quaternary logical functions (radix R=4) and design process with quaternary T-gate.
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The mathematical expression for all-optical quaternary T-gate using MIN & delta literals can
be written as:
( )3000 0300 0030 0003O A x B x C x D x= Ù + Ù + Ù + Ù (9)
Figure 13. All optical Quaternary T-gate.
Where, ‘∧ ’ is MIN operator (x ∧ y= minimum of (x, y)) and δ- literals function is x a =(R −1) if
x=a, else 0] The four incoming data transmission lines are ‘A’, ‘B’, ‘C’ and ‘D’ [which can be
any one of the 4-logical state i.e. 0 (no light), 1(↕ ), 2 (• ), 3 (↔)] and ‘X’ is the selection input.
By using proper section we can get any data (A, B, C or D) at the output. If X=0, the output is
A, when X=1 then the output is B, for X=2 the output is C and when X=3 then the output is D
respectively i.e. [82]:
( )
    if  0
    if  1, , , ;     if  2
    if  3
A x
B xT A B C D x C x
D x
=ìï =ï= í =ïï =î
(10)
This T-gate can successfully used for designing any quaternary circuits. So it is called ‘uni‐
versal’ element of quaternary logic. Some quaternary logical operations with T-gate is
shown in Table 4. Here inputs of T-gate A, B, C, and D are shown in colomn-3 of that table 4.
X is the select input = 0123 . Here the quaternary multiplexer or T-gate is all-optical in na‐
ture. Hence all the quaternary circuits are all-optical.
4. Challenges in designing the polarization encoded all-optical system:
Here, in this proposed scheme, we have proposed and described an all-optical circuit for de‐
signing quaternary (four-valued) multiplexer & de-multiplexer with the help of some polari‐
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zation encoded basic quaternary logic gates (quaternary min and quaternary delta literal). It
is important to note that the above discussions are based on simple model. In order to exper‐
imentally achieve result from the proposed scheme, some design issues have to be consid‐
ered. For example, polarization properties of fiber, predetermined values of the intensities,
wavelength of laser light for control and incoming signals, introduction of filter, intensity
losses due to beam splitters/fiber couplers etc. The output logical states of every ternary cir‐
cuit can be determined by, stokes vector [S] measurement. Stokes vector can be calculated
from the measurement of six intensities (Ii,j) in the photo detector (PD) by use of a linear ana‐
lyzer (LA) followed by a quarter wave plate (λ / 4plate), which is shown in the Fig. 14. The
formula for calculating stokes vector is [83]:
[ ]
( ) ( )
( ) ( )
( ) ( )
0,0 0,90
0
0,0 0,901 0
0,45 0,1352 0
3
,45 ,1354 4
I I
S I ISS I IS
S I Il l
m
e
æ ö æ öç ÷ ç ÷è ø è ø
+é ùê úé ù ê ú-ê ú ê úê ú= = ê ú-ê ú ê úê ú ê úë û -ê úë û
o o
o o
o o
o o
(11)
Where first subscript (‘i’) index lack or presence of λ / 4 plate and the second (‘j’) gives the
azimuth of the analyzer. μ0and ε0 is free space permeability and permittivity. Degree of po‐
larization (DOP) is also calculated by the equation:
2 2 2
1 2 3
0
DOP S S SS
+ += (12)
The value of DOP can be plotted in Poincaŕe sphere in point ‘P’ and we found that, for verti‐
cally (↕) and horizontally (•) polarized light OP=DOP=1 and lies on the equator of the Poin‐
caŕe sphere (at point y and x respectively).
Figure 14. Measurement technique of output logical states.
In high speed data communication (50 GB/s or TB/s) random change of polarization in a
short time can produce power fluctuation at the output. So polarization dependent loss
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(PDL) degrades the optical signal to noise ratio (OSNR) and also degrades the extinction ra‐
tio. PDL of 3 dB could cause 1 dB power penalty [84]. Optical depolarizers can be used to
reduce the polarization-induced noise in optical sensing and measurement systems [85].
Again random birefringence in optical fibers induces an unpredictable rotation of the sate of
polarization (SOP); this can be adjusted by using polarization controller and PM fiber. In‐
trinsic cross talk between two polarization states, imperfection of polarized tracking after
transmission link etc may cause polarization mode dispersion (PMD). This may cause the
delay among the different states of polarization. The effects of PMD are expected to be simi‐
lar to those of other approaches that have been studied in the literature [86]. Optical amplifi‐
ers degrade the signal-to-noise ratio (SNR) of the amplified signal because of spontaneous
emission added to the signal during its amplification (ASE). The OSNR-errors arise in this
process. For polarized signal PHB will cause ASE polarization orthogonal to the signal po‐
larization. Bruyere et al [87] have shown that the DOP of ASE could exceed 70% in transo‐
ceanic links with low PMD. Of course, the most of ASE light does not traverse the entire
light path, and then OSNR-errors become less as < 0.6 dB. Polarization related problem dis‐
cussed above would occur inside the considered circuit. The said problem will not occur in
optical communications system once the signal comes out the output. State of polarization
may be changed if it is passed through bi-refringent crystals or optically active substances.
The significant advantage of this proposed scheme is that the schemes are all-optical in na‐
ture and can be easily and successfully be extended for higher order multiplexer and demul‐
tiplexer. As an example, for 16:1 multiplexer, 16-select lines can be constructed by two Delta
literals outputs and 16-QMIN gates. Now select lines are to be fed to again 16-QMIN gate as
first input and the second input is to be taken from the input signals. By selecting proper
select line we can transfer any one of 16-input signals to the output. This scheme is easily
practicable as the components of our design are technically highly developed and widely
used in optical communication. The proposed scheme will work with other 2x2 Interfero‐
metric switches (like Mach–Zehnder interferometer) also.
5. Conclusions and Future Scopes:
In present day digital signal processing is based on conventional binary number system
(radix = 2). It has two logical states ‘LOW’ and ‘HIGH’. Binary logic (or logic for that matter)
is NOT a law of nature. The reason why binary logic seems more natural is because we have
been more exposed to it. The perspective MVL is more like an extension of binary logic and
very conventional, though broader in possibilities. In a wide sense, a signal may be anything
that can be observed to have states that change in time and space. In narrow sense, a signal
is a physical quantity that can be measured, usually by an electronic device. Signals, as con‐
veyers of information about the state of a system, should be processed to extract and under‐
stand the information content encoded. Nowadays, digital systems, and sometimes mixed-
signal systems, are prevalent in information transmission, storage, and processing.
However, enormous, and ever increasing, amounts of information that can be handled, even
in everyday life, focus attention to multiple-valued (MV) logic, which permit more compact
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encoding of information within the same amount of digits. Although, having certain consid‐
erable demerits, multiple-valued logic is viewed as promising alternatives in many practical
solutions. Many contemporary logic design technologies are oriented towards supporting
an efficient implementing of various signal processing algorithms. In order to entirely ex‐
ploit all the available resources, sophisticated methods are required. Humans count by tens,
machines count by twos, these sums up the way we do arithmetic today. However, there are
countless other ways to count. Challenges and opportunities are wide.
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